Virtual Labs

Dynamic Scheduling with Tomasulo Algorithm

What is the primary purpose of the Tomasulo algorithm?

a: To improve cache performance in multiprocessor systems Explanation

Explanation

b: To enable out-of-order execution while maintaining program correctness Explanation

Explanation

c: To reduce the number of pipeline stages in a processor Explanation

Explanation

d: To optimize branch prediction accuracy Explanation

Explanation

What are reservation stations used for in the Tomasulo algorithm?

a: To store instructions waiting for execution and implement register renaming Explanation

Explanation

b: To cache frequently accessed data from memory Explanation

Explanation

c: To predict which branches will be taken Explanation

Explanation

d: To manage virtual memory translation Explanation

Explanation

What does register renaming achieve in the Tomasulo algorithm?

a: It increases the number of architectural registers Explanation

Explanation

b: It eliminates false dependencies between instructions Explanation

Explanation

c: It speeds up memory access operations Explanation

Explanation

d: It reduces the number of functional units needed Explanation

Explanation

Which types of hazards does register renaming eliminate?

a: Only Read-After-Write (RAW) hazards Explanation

Explanation

b: Only Write-After-Read (WAR) hazards Explanation

Explanation

c: Both Write-After-Read (WAR) and Write-After-Write (WAW) hazards Explanation

Explanation

d: All types of data hazards including RAW Explanation

Explanation

What is the role of the Common Data Bus (CDB) in the Tomasulo algorithm?

a: To transfer instructions from memory to the processor Explanation

Explanation

b: To broadcast computed results to all reservation stations simultaneously Explanation

Explanation

c: To handle cache misses and memory operations Explanation

Explanation

d: To coordinate between multiple processor cores Explanation

Explanation

In the Tomasulo algorithm, when can an instruction begin execution?

a: As soon as it is issued to a reservation station Explanation

Explanation

b: Only after all previous instructions have completed Explanation

Explanation

c: When all of its operands are available (no pending dependencies) Explanation

Explanation

d: After a fixed number of clock cycles Explanation

Explanation

Which of the following best describes a structural hazard in the context of the Tomasulo algorithm?

a: When two instructions try to write to the same register Explanation

Explanation

b: When an instruction needs a result that hasn't been computed yet Explanation

Explanation

c: When there are no available reservation stations for a new instruction Explanation

Explanation

d: When the branch predictor makes an incorrect prediction Explanation

Explanation

What was the original motivation for developing the Tomasulo algorithm at IBM?

a: To support multiprocessor systems Explanation

Explanation

b: To handle floating-point operations with variable execution times Explanation

Explanation

c: To reduce power consumption in processors Explanation

Explanation

d: To improve cache hit rates Explanation

Explanation

How does the Tomasulo algorithm handle Write-After-Write (WAW) hazards?

a: By stalling the pipeline until the first write completes Explanation

Explanation

b: By using register renaming to assign different reservation station tags Explanation

Explanation

c: By executing writes in program order only Explanation

Explanation

d: By canceling the earlier write operation Explanation

Explanation