Detection of both SA0 and SA1 faults on a VLSI circuit for 4-bit EVEN parity checker circuit
- M. Morris Mano, Michael D Ciletti, "Digital Design", Pearson, 5th ed.
- Digital Design with an Introduction to the Verilog HDL, VHDL, and SystemVerilog, M. Morris Mano and Michael D. Ciletti, Pearson Education, 6th Edn., 2018.
- Digital Systems: Principles and Applications, Ronald Tocci, Neal Widmer, Greg Moss , Pearson Education, 12th Edn., 2017.