Virtual Labs

Tools

Aim

Theory

Pretest

Procedure

Simulation

Posttest

References

Feedback

Aim

Theory

Pretest

Procedure

Simulation

Posttest

References

Feedback

Detection of both SA0 and SA1 faults on a VLSI circuit for 4-bit EVEN parity checker circuit

Choose difficulty:

Beginner

Intermediate

Advanced

What is the expression for the Parity Error Check?

a: x ⊕ y ⊕ z ⊕ P Explanation

Explanation

b: x. y . z . P Explanation

Explanation

c: x ⊕ y ⊕ z Explanation

Explanation

d: x + y + z + P Explanation

Explanation

When an error is present, the Parity Error Check evaluates to:

a: 0 Explanation

Explanation

b: 1 Explanation

Explanation

c: 2 Explanation

Explanation

d: 3 Explanation

Explanation

The BCD number 1011010 has ___ parity:

a: Undefined Explanation

Explanation

b: Both even and odd Explanation

Explanation

c: Even Explanation

Explanation

d: Odd Explanation

Explanation

Which gate is best suited for checking parity bits?

a: AND Explanation

Explanation

b: OR Explanation

Explanation

c: XNOR Explanation

Explanation

d: XOR Explanation

Explanation

Parity bit check is used for:

a: Error correction Explanation

Explanation

b: Error detection Explanation

Explanation

c: Error detection and correction Explanation

Explanation

d: None of the above Explanation

Explanation

Community Links Sakshat Portal Outreach Portal FAQ: Virtual Labs

Contact Us Phone: General Information: 011-26582050 Email: support@vlabs.ac.in

Follow Us

AGPL 3.0 & Creative Commons (CC BY-NC-SA 4.0)