Schematic Design Of Transistor Level Inverter
- To design transistor level schematic of an Inverter using :-
- CMOS logic
- Pseudo NMOS logic
- To find the effect of load capacitance on the rise time and fall time and hence delay of output waveform.
- To find the effect of W/L of transistors on the output waveform.