Detection of SA0 faults on a VLSI circuit for 4x16 decoder constructed with two 3x8 decoders

References

  1. Digital Design with an Introduction to the Verilog HDL, VHDL, and SystemVerilog, M.Morris Mano and Michael D. Ciletti, Pearson Education, 6th Edition, 2018.
  2. Synthesis and Optimization of Digital Circuits, Giovanni De Micheli, McGraw Hill Education; 1st Edition, 2017.
  3. Introduction to Logic and Computer Design, Alan B Marcovitz, McGraw-Hill Education, 2007.
  4. Verilog HDL: A Guide to Digital Design and Synthesis, Samir Palnitkar, IEEE Press, 1st Edition, 2003.
  5. Digital System Test and Testable Design, by Zainalabedin Navabi.