Directory-Based Cache Coherence Protocol Simulator
After using the simulator, what did you observe when multiple processors read the same memory block?
In the simulation, what visual indicator shows which processors currently share a memory block?
Based on your simulation experience, what happens to the message count when using cache-to-cache transfers versus memory access?
During simulation, what did you observe about the directory state when a processor writes to a shared block?
What did you notice about network message patterns when comparing read-heavy vs. write-heavy workloads?
From your simulation observations, when does the directory become a potential bottleneck?
In the simulator, what performance metric best indicates the efficiency of the directory protocol?
After extensive simulation, which scenario would you expect to show the greatest scalability advantage of directory-based over bus-based protocols?
Based on your simulation analysis, what modification would most effectively reduce directory bottlenecks for frequently accessed data?