Virtual Labs

Determine the output frequency for a frequency division circuit that contains 12 flip-flops with an input clock frequency of 20.48 MHz.

a: 10.24 kHz Explanation

Explanation

b: 30.24 kHz Explanation

Explanation

c: 5 kHz Explanation

Explanation

d: 15 kHz Explanation

Explanation

Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?

a: The logic level at the D input is transferred to Q on NGT of CLK Explanation

Explanation

b: The Q output is ALWAYS identical to the CLK input if the D input is HIGH. Explanation

Explanation

c: The Q output is ALWAYS identical to the D input when CLK = PGT. Explanation

Explanation

d: The Q output is ALWAYS identical to the D input. Explanation

Explanation

Analysis and Synthesis of Sequential Circuits using Basic Flip Flops