Virtual Labs

What is the main purpose of scoreboarding in a processor pipeline?

a: To reduce clock frequency Explanation

Explanation

b: To statically schedule instructions before execution Explanation

Explanation

c: To manage instruction dependencies and enable out-of-order execution Explanation

Explanation

d: To optimize cache coherence protocols Explanation

Explanation

Which of the following hazards can scoreboarding handle?

a: Only RAW Explanation

Explanation

b: RAW and structural hazards Explanation

Explanation

c: RAW, WAR, WAW Explanation

Explanation

d: None Explanation

Explanation

In the scoreboarding algorithm, which stage waits for all operands to be ready?

a: Issue Explanation

Explanation

b: Read Operands Explanation

Explanation

c: Execute Explanation

Explanation

d: Write Result Explanation

Explanation

Which of the following causes an instruction to stall at the Issue stage in scoreboarding?

a: Source operands not ready Explanation

Explanation

b: WAW hazard with an in-flight instruction Explanation

Explanation

c: Destination register not initialized Explanation

Explanation

d: Instruction has too many source operands Explanation

Explanation

What happens if a WAR hazard is detected during Write Result stage in a scoreboard-based pipeline?

a: It proceeds without concern Explanation

Explanation

b: It waits until dependent instructions finish Explanation

Explanation

c: It restarts the instruction Explanation

Explanation

d: WAR hazards are ignored Explanation

Explanation

If two instructions require the same functional unit type and one is executing, the second instruction:

a: Is canceled Explanation

Explanation

b: Is issued anyway Explanation

Explanation

c: Waits due to structural hazard Explanation

Explanation

d: Gets executed on a different unit Explanation

Explanation

Which instruction causes the first stall due to RAW hazard? I1: MUL F0, F1, F2 I2: ADD F3, F0, F4 I3: SUB F5, F3, F6

a: I1 Explanation

Explanation

b: I2 Explanation

Explanation

c: I3 Explanation

Explanation

d: None Explanation

Explanation

In a scoreboarding simulation, what would prevent an instruction from writing its result?

a: A WAW hazard with another instruction Explanation

Explanation

b: A RAW hazard with the same instruction Explanation

Explanation

c: Operands not ready Explanation

Explanation

d: Execution not completed Explanation

Explanation

Which of the following statements about scoreboarding is false?

a: It allows instructions to execute out-of-order Explanation

Explanation

b: It uses a central scoreboard to track instruction status Explanation

Explanation

c: It eliminates all types of hazards including WAR Explanation

Explanation

d: It enables higher instruction throughput than in-order pipelines Explanation

Explanation

Experiment name