Detection of SA0 faults on a VLSI circuit for 2x1 multiplexer (mux)

Simulation

MUX Diagram

I₀:

i₀:

I₁:

i₁:

S:

s:

I₀ I₁ S	SA0 At	Expected Output (without faults)	Actual Output (with faults)

Copyright © SOLVE The Virtual Lab @ NITK Surathkal