Construction of half/ full adder using XOR and NAND gates and verification of its operation

Validator
Severity
ESLint
HTTPS
Experiment Descriptor
Assesment Task