To design a delay timer circuit using 555 timer IC.

Validator
Severity
ESLint
HTTPS
Experiment Descriptor
Assesment Task