Delay Estimation In Chain Of Inverters
To study and estimate the propagation delay in a chain of inverters, and to understand how gate sizing affects delay optimization in CMOS logic circuits.
To study and estimate the propagation delay in a chain of inverters, and to understand how gate sizing affects delay optimization in CMOS logic circuits.